github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-22 21:17:59 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Move riscv-formal code into formal/riscv-formal

Browse source 
This leaves a space in the naming hierarchy for other formal tooling,
like the Yosys flow I'm working on.
This commit is contained in:
Rupert Swarbrick 2020-06-22 14:27:24 +01:00 • committed by Rupert Swarbrick
parent 40a52ab8b4
commit e4dbe46597
2 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

0
formal/Makefile → formal/riscv-formal/Makefile
View file

6
formal/README.md → formal/riscv-formal/README.md
View file

@ -29,8 +29,8 @@ It should not be necessary to create the Verilog source manually as it is used b
Run the following command from the top level directory of Ibex to create the Verilog source.
```console
make -C formal
make -C formal/riscv-formal
```
This will create a directory *formal/build* which contains an equivalent Verilog file for each SystemVerilog source.
The single output file *formal/ibex.v* contains the complete Ibex source, which can then be imported by riscv-formal.
This will create a directory *formal/riscv-formal/build* which contains an equivalent Verilog file for each SystemVerilog source.
The single output file *formal/riscv-formal/ibex.v* contains the complete Ibex source, which can then be imported by riscv-formal.