The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
Find a file
taoliug 2bf1ab923a
Fix interrtup test (#189)
Update TB for the new interrupt interface
2019-07-24 11:46:18 -07:00
doc Update documentation of interrupt framework 2019-07-24 14:22:00 +01:00
dv/uvm Fix interrtup test (#189) 2019-07-24 11:46:18 -07:00
examples Adapt interrupt IF for Arty example, tracer and TB 2019-07-24 18:58:26 +01:00
rtl Adapt interrupt IF for Arty example, tracer and TB 2019-07-24 18:58:26 +01:00
vendor Update google_riscv-dv to 112dcc2 (#180) 2019-07-23 07:10:45 -07:00
.gitignore Ibex example Arty A7-100T 2019-07-11 16:09:49 +01:00
CONTRIBUTING.md Fix vim setting suggestion 2019-06-19 14:39:41 +02:00
ibex_core.core Add local fast interrupts, remove legacy interrupts 2019-07-24 14:22:00 +01:00
ibex_core_tracing.core Rework how tracer is instantiated and called 2019-07-23 19:45:48 +01:00
ibex_tracer.core Rework how tracer is instantiated and called 2019-07-23 19:45:48 +01:00
LICENSE Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
README.md README.md: Add reference to our own Verilog coding style guide 2019-06-21 14:42:41 +01:00
src_files.yml Add local fast interrupts, remove legacy interrupts 2019-07-24 14:22:00 +01:00

Ibex RISC-V Core

Ibex is a small and efficient, 32-bit, in-order RISC-V core with a 2-stage pipeline that implements the RV32IMC instruction set architecture.

Ibex offers several configuration parameters to meet the needs of various application scenarios. The options include two different choices for the architecture of the multiplier and divider unit, as well as the possibility to drop the support for the "M" extension completely. In addition, the "E" extension can be enabled when opting for a minimum-area configuration.

This core was initially developed as part of the PULP platform under the name "Zero-riscy" [1], and has been contributed to lowRISC who maintains it and develops it further. It is under active development, with further code cleanups, feature additions, and test and verification planned for the future.

Documentation

The Ibex user manual can be read online at ReadTheDocs. It is also contained in the doc folder of this repository.

Contributing

We highly appreciate community contributions. To ease our work of reviewing your contributions, please:

  • Create your own branch to commit your changes and then open a Pull Request.
  • Split large contributions into smaller commits addressing individual changes or bug fixes. Do not mix unrelated changes into the same commit!
  • Write meaningful commit messages. For more information, please check out the contribution guide.
  • If asked to modify your changes, do fixup your commits and rebase your branch to maintain a clean history.

When contributing SystemVerilog source code, please try to be consistent and adhere to our Verilog coding style guide.

To get started, please check out the "Good First Issue" list.

Issues and Troubleshooting

If you find any problems or issues with Ibex or the documentation, please check out the issue tracker and create a new issue if your problem is not yet tracked.

Questions?

Do not hesitate to contact us, e.g., on our public Ibex channel on Zulip!

License

Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).

References

  1. Schiavone, Pasquale Davide, et al. "Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications." 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2017)