mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-24 22:17:39 -04:00
The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
| docs/datasheet | ||
| include | ||
| scripts | ||
| tb/serDiv | ||
| .gitignore | ||
| alu.sv | ||
| alu_div.sv | ||
| alu_simplified.sv | ||
| compressed_decoder.sv | ||
| controller.sv | ||
| cs_registers.sv | ||
| debug_unit.sv | ||
| decoder.sv | ||
| ex_stage.sv | ||
| exc_controller.sv | ||
| hwloop_controller.sv | ||
| hwloop_regs.sv | ||
| id_stage.sv | ||
| if_stage.sv | ||
| LICENSE | ||
| load_store_unit.sv | ||
| mult.sv | ||
| prefetch_buffer.sv | ||
| prefetch_buffer_small.sv | ||
| prefetch_L0_buffer.sv | ||
| README.md | ||
| register_file.sv | ||
| register_file_ff.sv | ||
| riscv_core.sv | ||
| riscv_simchecker.sv | ||
| riscv_tracer.sv | ||
| src_files.yml | ||
RI5CY: RISC-V Core
RI5CY is a small 4-stage RISC-V core. It started its life as a fork of the OR10N CPU core that is based on the OpenRISC ISA.
RI5CY fully implements the RV32I instruction set, the multiply instruction from RV32M and many custom instruction set extensions that improve its performance for signal processing applications.
The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the processing core for PULP and PULPino.
Documentation
A datasheet that explains the most important features of the core can be found
in docs/datasheet/.
It is written using LaTeX and can be generated as follows
make all