github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-22 21:08:08 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

added extra commands to make dut run work with spike for bit manip tests

Browse source
This commit is contained in:
Kip Macsai-Goren 2023-02-21 15:26:47 -08:00
parent d668c563f4
commit 0339dc5e78
1 changed files with 8 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/riscof/spike/riscof_spike.py
View file

@ -105,6 +105,14 @@ class spike(pluginTemplate):
self.isa += 'd'
if "C" in ispec["ISA"]:
self.isa += 'c'
if "Zba" in ispec["ISA"]:
self.isa += '_Zba'
if "Zbb" in ispec["ISA"]:
self.isa += '_Zbb'
if "Zbc" in ispec["ISA"]:
self.isa += '_Zbc'
if "Zbs" in ispec["ISA"]:
self.isa += '_Zbs'
#TODO: The following assumes you are using the riscv-gcc toolchain. If
# not please change appropriately