github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-24 05:47:16 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

I think the fpga is building again, but the debugger script needs to be updated. For some reason the nets are not present despite being marked debug.

Browse source
This commit is contained in:
Ross Thompson 2023-06-16 17:00:27 -05:00
parent 443c568994
commit 0423d7df82
3 changed files with 366 additions and 365 deletions
Download patch file Download diff file Expand all files Collapse all files

448
fpga/constraints/debug2.xdc
View file

File diff suppressed because one or more lines are too long

278
fpga/constraints/debug4.xdc
View file

File diff suppressed because one or more lines are too long

5
fpga/generator/wally.tcl
View file

@ -82,8 +82,9 @@ write_verilog -force -mode funcsim sim/syn-funcsim.v
if {$board=="ArtyA7"} {
source ../constraints/small-debug.xdc
} else {
source ../constraints/debug4.xdc
} else {
# *** RT: 16 June 2023 must add back in the debugger
#source ../constraints/debug4.xdc
}