github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-22 12:57:23 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Removed unnecessary display statement from testbench for DTIM versions

Browse source
This commit is contained in:
David Harris 2024-10-26 02:12:43 -07:00
parent e618596e52
commit 0555e58afe
1 changed files with 0 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
testbench/testbench.sv
View file

@ -540,7 +540,6 @@ module testbench;
always @(posedge clk) begin
if (LoadMem) begin
$readmemh(memfilename, dut.core.lsu.dtim.dtim.ram.ram.RAM);
$display("Read memfile %s", memfilename);
end
if (CopyRAM) begin
LogXLEN = (1 + P.XLEN/32); // 2 for rv32 and 3 for rv64