github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-06-27 17:01:20 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fixed comments

Browse source
This commit is contained in:
David Harris 2025-06-04 17:57:05 -07:00
parent dde5186e75
commit 0ba93ef220
4 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
examples/exercises/11p6/Makefile
View file

@ -7,7 +7,7 @@ $(TARGET).elf: $(TARGET).S Makefile
riscv64-unknown-elf-gcc -g -o $(TARGET) -march=rv32i_zicsr -mabi=ilp32 -mcmodel=medany \
-nostartfiles -T../../link/link.ld $(TARGET).S -o $(TARGET).elf
# simulate in Spike
# simulate in ImperasDV lockstep
sim: $(TARGET).elf.objdump
wsim rv32gc $(TARGET).elf --lockstepverbose

2
examples/exercises/8p3/Makefile
View file

@ -7,7 +7,7 @@ $(TARGET).elf: $(TARGET).S Makefile
riscv64-unknown-elf-gcc -g -o $(TARGET) -march=rv32i_zicsr -mabi=ilp32 -mcmodel=medany \
-nostartfiles -T../../link/link.ld $(TARGET).S -o $(TARGET).elf
# simulate in Spike
# simulate in ImperasDV lockstep
sim: $(TARGET).elf.objdump
wsim rv32gc $(TARGET).elf --lockstepverbose

2
examples/exercises/8p4/Makefile
View file

@ -7,7 +7,7 @@ $(TARGET).elf: $(TARGET).S Makefile
riscv64-unknown-elf-gcc -g -o $(TARGET) -march=rv32i_zicsr -mabi=ilp32 -mcmodel=medany \
-nostartfiles -T../../link/link.ld $(TARGET).S -o $(TARGET).elf
# simulate in Spike
# simulate in ImperasDV lockstep
sim: $(TARGET).elf.objdump
wsim rv32gc $(TARGET).elf --lockstepverbose

2
examples/exercises/8p5/Makefile
View file

@ -7,7 +7,7 @@ $(TARGET).elf: $(TARGET).S Makefile
riscv64-unknown-elf-gcc -g -o $(TARGET) -march=rv32i_zicsr -mabi=ilp32 -mcmodel=medany \
-nostartfiles -T../../link/link.ld $(TARGET).S -o $(TARGET).elf
# simulate in Spike
# simulate in ImperasDV lockstep
sim: $(TARGET).elf.objdump
wsim rv32gc $(TARGET).elf --lockstepverbose