github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-06-28 09:36:01 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge branch 'main' of https://github.com/openhwgroup/cvw into dev

Browse source
This commit is contained in:
David Harris 2024-01-06 08:19:56 -08:00
commit 34f97201ee
2 changed files with 11 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
benchmarks/coremark/riscv64-baremetal/crt.S
View file

@ -134,6 +134,8 @@ _start:
add sp, sp, tp add sp, sp, tp
j _init j _init
sig_end_canary:
nop
.align 2 .align 2
trap_entry: trap_entry:

10
testbench/testbench.sv
View file

@ -387,7 +387,15 @@ module testbench;
end end
end end
end end
// *** 06 January 2024 RT: may have to uncomment this block for vcs/verilator
integer adrindex;
if (P.UNCORE_RAM_SUPPORTED)
always @(posedge clk)
if (ResetMem) // program memory is sometimes reset
for (adrindex=0; adrindex<(P.UNCORE_RAM_RANGE>>1+(P.XLEN/32)); adrindex = adrindex+1)
dut.uncore.uncore.ram.ram.memory.RAM[adrindex] = '0;
//////////////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////////////////
// Actual hardware // Actual hardware
//////////////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////////////////