github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-06-28 17:43:09 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

improve testbench-linux.sv to correctly load in PLIC IntEnable checkpoint and to handle edge case where interrupt is caused by enabling interrupts in SSTATUS

Browse source
This commit is contained in:
bbracker 2022-04-13 03:37:53 -07:00
parent 6c56f52e7c
commit 52ed99ca1b
2 changed files with 24 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

1
linux/testvector-generation/parsePlicState.py
View file

@ -98,6 +98,7 @@ with open(outDir+'checkpoint-PLIC_INT_PRIORITY', 'w') as outFile:
outFile.write(stripZeroes(word[2:])+'\n')
with open(outDir+'checkpoint-PLIC_INT_ENABLE', 'w') as outFile:
for word in plicIntEnableArray:
word = hex(int(word,16)>>1)[2:] # right shift by 1 because source 0 does not exist
outFile.write(stripZeroes(word)+'\n')
with open(outDir+'checkpoint-PLIC_THRESHOLD', 'w') as outFile:
for word in plicIntPriorityThresholdArray: