Fixed the cache miss counter.

This commit is contained in:
Rose Thompson 2024-04-24 16:14:51 -05:00
parent 85eda21dfe
commit 6c0b860742

View file

@ -102,7 +102,7 @@ module cachefsm import cvw::*; #(parameter cvw_t P,
// outputs for the performance counters.
assign CacheAccess = (|CacheRW) & ((CurrState == STATE_ACCESS & ~Stall & ~FlushStage) | (CurrState == STATE_ADDRESS_SETUP & ~Stall & ~FlushStage)); // exclusion-tag: icache CacheW
assign CacheMiss = CacheAccess & ~Hit;
assign CacheMiss = CurrState == STATE_ADDRESS_SETUP & ~Stall & ~FlushStage;
// special case on reset. When the fsm first exists reset twayhe
// PCNextF will no longer be pointing to the correct address.