github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-24 13:57:07 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Removed riscv-isa-sim submodule from Wally; use it in /opt/riscv instead

Browse source
This commit is contained in:
David Harris 2021-12-21 02:35:41 +00:00
parent b6d75d453a
commit 787af4287e
2 changed files with 0 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

3
.gitmodules vendored
View file

@ -4,6 +4,3 @@
[submodule "addins/riscv-arch-test"]
path = addins/riscv-arch-test
url = https://github.com/riscv-non-isa/riscv-arch-test
[submodule "addins/riscv-isa-sim"]
path = addins/riscv-isa-sim
url = https://github.com/riscv-software-src/riscv-isa-sim

1
addins/riscv-isa-sim

@ -1 +0,0 @@
Subproject commit 0f30988e4d0e8daac893834b91979f7700bab481