github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-20 03:47:20 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Added verilog-ethernet as a submodule. Hoping we can make use of sparse-checkout as there are so many files in this repo.

Browse source
This commit is contained in:
Rose Thompson 2024-07-18 18:22:26 -05:00
parent c72f0fd504
commit 79d0cb96c2
2 changed files with 5 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
.gitmodules vendored
View file

@ -29,3 +29,7 @@
[submodule "addins/ahbsdc"]
path = addins/ahbsdc
url = http://github.com/JacobPease/ahbsdc.git
[submodule "addins/verilog-ethernet"]
sparseCheckout = true
path = addins/verilog-ethernet
url = https://github.com/ross144/verilog-ethernet.git

1
addins/verilog-ethernet Submodule

@ -0,0 +1 @@
Subproject commit baac5f8d811d43853d59d69957975ead8bbed088