github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-20 03:47:20 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Update submodules that are checked out

Browse source
This commit is contained in:
Jordan Carlin 2024-10-14 00:48:39 -07:00
parent 361b4835a7
commit 86d0e13330
No known key found for this signature in database
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
.github/workflows/install.yml vendored
View file

@ -17,7 +17,7 @@ jobs:
- name: Clone Necessary Submodules
run: |
git config --global --add safe.directory '*'
git submodule update --init addins/riscv-arch-test
git submodule update --init addins/riscv-arch-test addins/verilog-ethernet
- name: Free up storage
run: |
df -h
@ -78,7 +78,7 @@ jobs:
- name: Clone Necessary Submodules
run: |
git config --global --add safe.directory '*'
git submodule update --init addins/riscv-arch-test
git submodule update --init addins/riscv-arch-test addins/verilog-ethernet
- name: Free up storage
run: |
df -h
@ -124,7 +124,7 @@ jobs:
- name: Clone Necessary Submodules
run: |
git config --global --add safe.directory '*'
git submodule update --init addins/riscv-arch-test
git submodule update --init addins/riscv-arch-test addins/verilog-ethernet
- name: Free up storage
run: |
df -h
@ -173,7 +173,7 @@ jobs:
- name: Clone Necessary Submodules
run: |
git config --global --add safe.directory '*'
git submodule update --init addins/riscv-arch-test
git submodule update --init addins/riscv-arch-test addins/verilog-ethernet
- name: Free up storage
run: |
df -h