mirror of
https://github.com/openhwgroup/cvw.git
synced 2025-04-22 12:57:23 -04:00
Update synthesis script for overwrite during copy
This commit is contained in:
parent
c80bbe8970
commit
c1b3f5b655
1 changed files with 5 additions and 5 deletions
|
@ -6,11 +6,11 @@
|
|||
# Config
|
||||
set hdl_src "../pipelined/src"
|
||||
|
||||
eval file copy ${hdl_src}/../config/rv32e/wally-config.vh {hdl/}
|
||||
eval file copy ${hdl_src}/../config/rv32e/wally-config.vh {reports/}
|
||||
eval file copy [glob ${hdl_src}/../config/shared/*.vh] {hdl/}
|
||||
eval file copy [glob ${hdl_src}/*/*.sv] {hdl/}
|
||||
eval file copy [glob ${hdl_src}/*/flop/*.sv] {hdl/}
|
||||
eval file copy -force ${hdl_src}/../config/rv32e/wally-config.vh {hdl/}
|
||||
eval file copy -force ${hdl_src}/../config/rv32e/wally-config.vh {reports/}
|
||||
eval file copy -force [glob ${hdl_src}/../config/shared/*.vh] {hdl/}
|
||||
eval file copy -force [glob ${hdl_src}/*/*.sv] {hdl/}
|
||||
eval file copy -force [glob ${hdl_src}/*/flop/*.sv] {hdl/}
|
||||
|
||||
# Verilog files
|
||||
set my_verilog_files [glob hdl/*]
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue