github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-06-28 09:36:01 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fixed type in fpga Makefile

Browse source
This commit is contained in:
Rose Thompson 2024-09-03 10:36:49 -07:00
parent cde4598ed5
commit d0ae6bf217
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
fpga/generator/Makefile
View file

@ -42,7 +42,7 @@ IP_VCU: $(dst)/sysrst.log \
$(dst)/ahbaxibridge.log $(dst)/ahbaxibridge.log
IP_Arty: $(dst)/sysrst.log \ IP_Arty: $(dst)/sysrst.log \
MEM_Arty \ MEM_Arty \
$(dst)/mmcm.log $(dst)/mmcm.log \
$(dst)/clkconverter.log \ $(dst)/clkconverter.log \
$(dst)/ahbaxibridge.log $(dst)/ahbaxibridge.log