github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-24 22:07:12 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Increase ulimit for verilator

Browse source
This commit is contained in:
Jordan Carlin 2024-06-29 22:55:16 -07:00
parent a13f18fa4d
commit e0506c0481
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
site-setup.sh
View file

@ -35,7 +35,7 @@ export RISCV_OBJCOPY=$(which riscv64-unknown-elf-objcopy) # Copy this as
export SPIKE_PATH=$RISCV/bin # Change this for your path to riscv-isa-sim (spike)
# Verilator needs a larger stack to simulate CORE-V Wally
ulimit -c 234613
ulimit -c 300000
# Imperas OVPsim; put this in if you are using it
#export PATH=$RISCV/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64:$PATH