mirror of
https://github.com/openhwgroup/cvw.git
synced 2025-04-17 18:44:48 -04:00
.. | ||
berkeley-softfloat-3@a0c6494cdc | ||
berkeley-testfloat-3@a9c849f1b0 | ||
branch-predictor-simulator@3e424e902f | ||
coremark@f3e8f2e094 | ||
cvw-arch-verif@ce1b9c0f5b | ||
embench-iot@54fd9a0f10 | ||
riscv-arch-test@3aa9b50e68 | ||
riscv-dv@f0c570d112 | ||
verilog-ethernet@c180b22ed5 | ||
vivado-boards@d1898bd01f | ||
README.md | ||
sparse-checkout |
verilog-ethernet contains many ethernet devices. Wally's synthesizable RVVI interface only requires a small subset of these files. To do a sparse checkout of this repo copy sparse-checkout to cvw/.git/modules/addins/verilog-ethernet/info This will make the working directory only contain the necessary files.