mirror of
https://github.com/openhwgroup/cvw.git
synced 2025-04-24 22:07:12 -04:00
659b511616
An ITLB miss concurrent with a d cache flush did not interlock. The LSU should suppress the d cache flush until the hptw fills the missing tlb entry.
2 lines
92 B
Text
2 lines
92 B
Text
1. [ ] AMO should always generate store faults never load faults. We are generating both.
|
|
|