cvw/examples/verilog/fulladder/verilate
2024-04-28 22:08:00 -07:00

3 lines
83 B
Text
Executable file

verilator --binary --top-module testbench --trace fulladder.sv
obj_dir/Vtestbench