github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-23 21:38:55 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 2
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
1 commit 7 branches 2 tags 58 MiB
Find a file
davidharrishmc 86128ee0af Initial commit
2021-01-14 20:16:47 -08:00
LICENSE Initial commit 2021-01-14 20:16:47 -08:00
README.md Initial commit 2021-01-14 20:16:47 -08:00

README.md

riscv-wally

Configurable RISC-V Processor