mirror of
https://github.com/openhwgroup/cvw.git
synced 2025-04-24 22:07:12 -04:00
2 lines
128 B
Text
2 lines
128 B
Text
1. [X] Cache is suppressing d cache flush if there is a dtlb miss.
|
|
1. Fixed by disabling mmu's address translation on flush.
|