cvw/examples/verilog/fulladder/sim-fulladder-batch
2022-01-10 16:15:05 +00:00

1 line
31 B
Text
Executable file

vsim -c -do fulladder-batch.do