Simple system is a basic verilator top-level testbench for running executables. It has functionality for outputting text to a log file and for the software to terminate the simulation
