mirror of
https://github.com/lowRISC/ibex.git
synced 2025-04-24 13:57:19 -04:00
Simple system is a basic verilator top-level testbench for running executables. It has functionality for outputting text to a log file and for the software to terminate the simulation |
||
---|---|---|
.. | ||
rtl | ||
sim_shared.core |