github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-24 13:57:19 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
825 commits 21 branches 8 tags 70 MiB
Find a file
Alex Bradbury 27e68bd76e Convert from Solderpad to standard Apache 2.0 license 
This change has been informed by advice from the lowRISC legal
committee.

The Solderpad 0.51 license states "the Licensor permits any Work
licensed under this License, at the option of the Licensee, to be
treated as licensed under the Apache License Version 2.0". We use this
freedom to convert license markings to Apache 2.0. This commit ensures
that we retain all authorship and copyright attribution information.
2019-04-26 15:05:17 +01:00
ci added trigger for pulpino 2017-06-12 14:15:08 +02:00
doc Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
rtl Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
.gitignore Fix some issues and cleanup 2016-12-30 00:26:15 +01:00
.gitlab-ci.yml added trigger for pulpino 2017-06-12 14:15:08 +02:00
LICENSE Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
README.md Rename zeroriscy to ibex 2019-04-26 15:05:01 +01:00
src_files.yml Rename zeroriscy to ibex 2019-04-26 15:05:01 +01:00

README.md

ibex: RISC-V Core

ibex is a small 2-stage RISC-V core derived from RI5CY.

ibex fully implements the RV32IMC instruction set and a minimal set of RISCV privileged specifications. ibex can be configured to be very small by disabling the RV32M extensions and by activating the RV32E extensions. This configuration is called micro-riscy

The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the control core for PULP and PULPino.

Documentation

A datasheet that explains the most important features of the core can be found in the doc folder.