github-mirrors/ibex
1
0
Fork 0
mirror of https://github.com/lowRISC/ibex.git synced 2025-04-23 21:39:13 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
838 commits 21 branches 8 tags 70 MiB
Find a file
Philipp Wagner 4d0d59db8e Include executed instruction in dbg message 
If an illegal instruction is executed we display a message in
simulation. This message now also contains the instruction itself, not
only the program counter.
2019-04-26 15:09:00 +01:00
doc Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
rtl Include executed instruction in dbg message 2019-04-26 15:09:00 +01:00
.gitignore Fix some issues and cleanup 2016-12-30 00:26:15 +01:00
ibex.core Switch to execution-based debug 2019-04-26 15:09:00 +01:00
ibex_tracer.core Add initial fusesoc support 2019-04-26 15:09:00 +01:00
LICENSE Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
README.md Rename zeroriscy to ibex 2019-04-26 15:05:01 +01:00
src_files.yml Rename zeroriscy to ibex 2019-04-26 15:05:01 +01:00

README.md

ibex: RISC-V Core

ibex is a small 2-stage RISC-V core derived from RI5CY.

ibex fully implements the RV32IMC instruction set and a minimal set of RISCV privileged specifications. ibex can be configured to be very small by disabling the RV32M extensions and by activating the RV32E extensions. This configuration is called micro-riscy

The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the control core for PULP and PULPino.

Documentation

A datasheet that explains the most important features of the core can be found in the doc folder.