Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Find a file
Pasquale Davide Schiavone b1b89f55fb
Merge pull request #12 from wallento/master
Documentation improvements
2018-11-26 10:11:13 +01:00
ci added trigger for pulpino 2017-06-12 14:15:08 +02:00
doc Doc: Bump sphinx version 2018-11-23 20:34:47 +01:00
include Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
.gitignore Fix some issues and cleanup 2016-12-30 00:26:15 +01:00
.gitlab-ci.yml added trigger for pulpino 2017-06-12 14:15:08 +02:00
LICENSE Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
README.md Update README.md 2018-11-15 11:04:48 +01:00
src_files.yml added support for gf22 2017-09-06 16:42:05 +02:00
zeroriscy_alu.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_compressed_decoder.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_controller.sv FIXED: 2018-02-16 13:49:21 +01:00
zeroriscy_core.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_cs_registers.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_debug_unit.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_decoder.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_ex_block.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_fetch_fifo.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_id_stage.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_if_stage.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_int_controller.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_load_store_unit.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_multdiv_fast.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_multdiv_slow.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_prefetch_buffer.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_register_file.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_register_file_ff.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00
zeroriscy_tracer.sv Removed non-ASCII characters 2018-01-29 22:05:44 +01:00

zero-riscy: RISC-V Core

zero-riscy* is a small 2-stage RISC-V core derived from RI5CY.

zero-riscy fully implements the RV32IMC instruction set and a minimal set of RISCV privileged specifications. zero-riscy can be configured to be very small by disabling the RV32M extensions and by activating the RV32E extensions. This configuration is called micro-riscy

The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the control core for PULP and PULPino.

Documentation

A datasheet that explains the most important features of the core can be found in the doc folder.