docs/datasheet
|
Add a basic datasheet for RI5CY
|
2015-09-09 18:35:07 +02:00 |
include
|
Merge remote-tracking branch 'origin/master' into exc_ctrl
|
2015-11-17 10:36:15 +01:00 |
.gitignore
|
Added vim swap file
|
2015-07-24 15:26:32 +02:00 |
alu.sv
|
Remove some spaces
|
2015-10-30 13:50:16 +01:00 |
compressed_decoder.sv
|
Update compressed decoder to RVC 1.9
|
2015-10-27 12:39:59 +01:00 |
controller.sv
|
Add an instr_valid_id signal to completely decouple the pipeline stages,
|
2015-11-18 19:44:05 +01:00 |
cs_registers.sv
|
Fix a bug in the PCER CSR registers, it was not possible to activate more than the basic performance counter
|
2015-11-18 17:22:07 +01:00 |
debug_unit.sv
|
Finally restyle the debug unit
|
2015-11-18 17:57:58 +01:00 |
decoder.sv
|
Merge remote-tracking branch 'origin/master' into exc_ctrl
|
2015-11-17 10:36:15 +01:00 |
ex_stage.sv
|
Merge branch 'remove_vect'
|
2015-10-18 19:57:42 +02:00 |
exc_controller.sv
|
rename signals and try to make the whole thing a tiny bit faster
|
2015-11-18 19:44:05 +01:00 |
hwloop_controller.sv
|
Prefix all modules with riscv_ to avoid future conflicts
|
2015-10-06 12:18:41 +02:00 |
hwloop_regs.sv
|
Prefix all modules with riscv_ to avoid future conflicts
|
2015-10-06 12:18:41 +02:00 |
id_stage.sv
|
Add an instr_valid_id signal to completely decouple the pipeline stages,
|
2015-11-18 19:44:05 +01:00 |
if_stage.sv
|
Add an instr_valid_id signal to completely decouple the pipeline stages,
|
2015-11-18 19:44:05 +01:00 |
load_store_unit.sv
|
Add error signals to LSU
|
2015-10-19 19:43:58 +02:00 |
mult.sv
|
Merge branch 'remove_vect'
|
2015-10-18 19:57:42 +02:00 |
prefetch_buffer.sv
|
Prefix all modules with riscv_ to avoid future conflicts
|
2015-10-06 12:18:41 +02:00 |
prefetch_L0_buffer.sv
|
Prefix all modules with riscv_ to avoid future conflicts
|
2015-10-06 12:18:41 +02:00 |
register_file.sv
|
Add test_en to register file clock gates
|
2015-10-28 12:47:33 +01:00 |
riscv_core.sv
|
Add an instr_valid_id signal to completely decouple the pipeline stages,
|
2015-11-18 19:44:05 +01:00 |