github-mirrors/neorv32
1
0
Fork 0
mirror of https://github.com/stnolting/neorv32.git synced 2025-04-24 22:27:21 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[docs/userguide] fixed official RISC-V gcc github link

Browse source
This commit is contained in:
stnolting 2021-10-14 16:35:29 +02:00
parent 38ed476bd5
commit 06d1a7cd28
1 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

5
docs/userguide/content.adoc
View file

@ -29,11 +29,10 @@ according to your needs.
:sectnums:
=== Building the Toolchain from Scratch
To build the toolchain by yourself you can follow the guide from the official https://github.com/riscv/riscv-gnu-toolchain GitHub page.
To build the toolchain by yourself you can follow the guide from the official https://github.com/riscv-collab/riscv-gnu-toolchain GitHub page.
You need to make sure the generated toolchain fits the architecture of the NEORV32 core. To get a toolchain that even supports minimal
ISA extension configurations, it is recommend to compile for `rv32i` only. Please note that this minimal ISA also provides further ISA
extensions like `m` or `c`. Of course you can use a `multilib` approach to generate
toolchains for several target ISAs.
extensions like `m` or `c`. Of course you can use a _multilib_ approach to generate toolchains for several target ISAs at once.
.Configuring GCC build for `rv32i` (minimal ISA)
[source,bash]