github-mirrors/neorv32
1
0
Fork 0
mirror of https://github.com/stnolting/neorv32.git synced 2025-04-24 06:07:52 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[docs] minor cleanup

Browse source
This commit is contained in:
stnolting 2024-01-08 16:01:54 +01:00
parent ed59e5e5bc
commit 30c9a15af6
2 changed files with 0 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

3
docs/datasheet/soc.adoc
View file

@ -680,9 +680,6 @@ providing an initialized external memory that contains the actual application to
:sectnums:
=== Processor-Internal Modules
The NEORV32 processor is a SoC (system-on-chip) consisting of the NEORV32 CPU, peripheral/IO devices, embedded
memories, an external memory interface and a bus infrastructure to interconnect all modules.
.Module Address Space Mapping
[IMPORTANT]
The base address of each component/module has to be aligned to the total size of the module's occupied address space.

4
docs/userguide/enabling_riscv_extensions.adoc
View file

@ -40,7 +40,3 @@ You can also override the default `MARCH` and `MABI` configurations from the mak
----
$ make MARCH=rv32ic clean_all all
----
[NOTE]
The RISC-V ISA string for `MARCH` follows a certain _canonical_ structure:
`rev32[i/e][m][a][f][d][g][q][c][b][v][n]...` For example `rv32imac` is valid while `rv32icma` is not.