github-mirrors/neorv32
1
0
Fork 0
mirror of https://github.com/stnolting/neorv32.git synced 2025-04-24 22:27:21 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[docs] booloader: add link to UG
Some checks failed
Documentation / SW Framework (push) Has been cancelled
Details
Documentation / Datasheet (push) Has been cancelled
Details
Processor / processor simulation (push) Has been cancelled
Details
Documentation / Deploy to Releases and Pages (push) Has been cancelled
Details

Browse source 
"customizing the bootloader"
This commit is contained in:
stnolting 2024-12-12 19:37:56 +01:00
parent f30aaddf56
commit 34ff788c99
1 changed files with 4 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
docs/datasheet/software_bootloader.adoc
View file

@ -10,9 +10,10 @@ enabled.
.Minimal RISC-V ISA and Memory Configuration .Minimal RISC-V ISA and Memory Configuration
[NOTE] [NOTE]
The default bootloader image was compiled for a minimal `rv32e_zicsr_zifencei` ISA configuration. Furthermore, the The default bootloader image was compiled for a minimal `rv32e_zicsr_zifencei` ISA configuration and only requires a
bootloader only requires a RAM size of at least 256 bytes. Both constraints ensure that the bootloader can be executed RAM size of at least 256 bytes. Both constraints ensure that the bootloader can be executed by any actual CPU/processor
by any actual CPU/processor configuration. configuration. However, the bootloader can recompiled with different capabilities. See the User Guide
https://stnolting.github.io/neorv32/ug/#_customizing_the_internal_bootloader for more information.
The NEORV32 bootloader (`sw/bootloader/bootloader.c`) provides an optional built-in firmware that The NEORV32 bootloader (`sw/bootloader/bootloader.c`) provides an optional built-in firmware that
allows to upload new application executables at _any time_ without the need to re-synthesize the FPGA's bitstream. allows to upload new application executables at _any time_ without the need to re-synthesize the FPGA's bitstream.