mirror of
https://github.com/stnolting/neorv32.git
synced 2025-04-24 06:07:52 -04:00
minor edits
This commit is contained in:
parent
e203f1ffb4
commit
5deaa342a7
1 changed files with 9 additions and 4 deletions
|
@ -1,7 +1,12 @@
|
|||
## FPGA Platform-Specific Components
|
||||
|
||||
This folder contains FPGA vendor-specific components (mostly memory components).
|
||||
These alternative files allow a more efficient usage of the special (FPGA-specific) hard macros.
|
||||
This folder contains FPGA vendor-specific CPU/processor components (mostly memory components).
|
||||
These alternative files allow a more efficient usage of the special (FPGA-specific) hard macros
|
||||
and thus, might result in higher performance and/or less area utilization.
|
||||
|
||||
For example, if you want to use the FPGA optimized version of the DMEM, please use the file from the
|
||||
according FPGA vendor folder instead of the original file from the rtl/core folder.
|
||||
Please note, that these FPGA-specific components are **optional**. The Processor/CPU uses an FPGA-independent
|
||||
VHDL description.
|
||||
|
||||
For example, if you want to use the Lattice iCE40up FPGA optimized versions of the DMEM and DMEM please use the files
|
||||
from [`rtl/fpga_specific/lattice_ice40up`](https://github.com/stnolting/neorv32/tree/master/rtl/fpga_specific/lattice_ice40up)
|
||||
folder **instead** of the original files from the [`rtl/core folder`](https://github.com/stnolting/neorv32/tree/master/rtl/core).
|
Loading…
Add table
Add a link
Reference in a new issue