github-mirrors/neorv32
1
0
Fork 0
mirror of https://github.com/stnolting/neorv32.git synced 2025-04-23 13:47:33 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

[float_test] adjust sign-injection models

Browse source 
sign-injection logic use floating point inputs as-is (no flushing)
This commit is contained in:
stnolting 2024-02-11 15:36:56 +01:00
parent 36ae41d5b3
commit 6cbf165754
1 changed files with 7 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

14
sw/example/floating_point_test/neorv32_zfinx_extension_intrinsics.h
View file

@ -799,8 +799,8 @@ uint32_t __attribute__ ((noinline)) riscv_emulate_fles(float rs1, float rs2) {
**************************************************************************/
float __attribute__ ((noinline)) riscv_emulate_fsgnjs(float rs1, float rs2) {
float opa = subnormal_flush(rs1);
float opb = subnormal_flush(rs2);
float opa = rs1;
float opb = rs2;
int sign_1 = (int)signbit(opa);
int sign_2 = (int)signbit(opb);
@ -836,8 +836,8 @@ float __attribute__ ((noinline)) riscv_emulate_fsgnjs(float rs1, float rs2) {
**************************************************************************/
float __attribute__ ((noinline)) riscv_emulate_fsgnjns(float rs1, float rs2) {
float opa = subnormal_flush(rs1);
float opb = subnormal_flush(rs2);
float opa = rs1;
float opb = rs2;
int sign_1 = (int)signbit(opa);
int sign_2 = (int)signbit(opb);
@ -873,8 +873,8 @@ float __attribute__ ((noinline)) riscv_emulate_fsgnjns(float rs1, float rs2) {
**************************************************************************/
float __attribute__ ((noinline)) riscv_emulate_fsgnjxs(float rs1, float rs2) {
float opa = subnormal_flush(rs1);
float opb = subnormal_flush(rs2);
float opa = rs1;
float opb = rs2;
int sign_1 = (int)signbit(opa);
int sign_2 = (int)signbit(opb);
@ -909,7 +909,7 @@ float __attribute__ ((noinline)) riscv_emulate_fsgnjxs(float rs1, float rs2) {
**************************************************************************/
uint32_t __attribute__ ((noinline)) riscv_emulate_fclasss(float rs1) {
float opa = subnormal_flush(rs1);
float opa = rs1;
union {
uint32_t binary_value; /**< Access as native float */