github-mirrors/neorv32
1
0
Fork 0
mirror of https://github.com/stnolting/neorv32.git synced 2025-04-24 06:07:52 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[sw/lib] intrinsics: add S-type instruction prototype

Browse source
This commit is contained in:
stnolting 2023-03-31 21:20:01 +02:00
parent 721c699d1d
commit 8192abc2c5
1 changed files with 27 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

27
sw/lib/include/neorv32_intrinsics.h
View file

@ -310,4 +310,31 @@ asm(".set RISCV_OPCODE_CUSTOM3 , 0b1111011");
})
/**********************************************************************//**
* @name S-type instruction format, RISC-V-standard
**************************************************************************/
#define CUSTOM_INSTR_S_TYPE(imm12, rs2, rs1, funct3, opcode) \
({ \
asm volatile ( \
"" \
: \
: [input_i] "r" (rs1), \
[input_j] "r" (rs2) \
); \
asm volatile ( \
".word ( \
((((" #imm12 ") >> 5) & 0x7f) << 25) | \
((( regnum_%1 ) & 0x1f) << 20) | \
((( regnum_%0 ) & 0x1f) << 15) | \
(((" #funct3 ") & 0x07) << 12) | \
(((" #imm12 ") & 0x1f) << 7) | \
(((" #opcode ") & 0x7f) << 0) \
);" \
: \
: "r" (rs1), \
"r" (rs2) \
); \
})
#endif // neorv32_intrinsics_h