mirror of
https://github.com/stnolting/neorv32.git
synced 2025-04-24 14:17:51 -04:00
[README] minor edit
This commit is contained in:
parent
eca75f6cc9
commit
89b0a7667b
1 changed files with 1 additions and 1 deletions
|
@ -66,7 +66,7 @@ setting up your NEORV32 setup!
|
|||
- [x] extensive configuration options for adapting the processor to the requirements of the application
|
||||
- [x] highly [extensible hardware](https://stnolting.github.io/neorv32/ug/#_comparative_summary) - on CPU, processor and system level
|
||||
- [x] aims to be as small as possible while being as RISC-V-compliant as possible - with a reasonable area-vs-performance trade-off
|
||||
- [x] optimized for high clock frequencies to ease timing closure
|
||||
- [x] optimized for high clock frequencies to ease integration and timing closure
|
||||
- [x] from zero to _"hello world!"_ - completely open source and documented
|
||||
- [x] easy to use even for FPGA / RISC-V starters – intended to **work out of the box**
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue