[data sheet] added details regarding (new) atomic 'A' CPU extensions; added infromation about bus lock signal and interconnect requirements for atomic accesses; added example waveforms for pipelined/classic Wishbone transactions; updated implementation results

Browse source

...

This commit is contained in:

stnolting 2020-12-01 18:37:07 +01:00

parent f617c1ab3e

commit 9240306bf5

1 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

BIN

docs/NEORV32.pdf

View file

Binary file not shown.