mirror of
https://github.com/stnolting/neorv32.git
synced 2025-04-24 06:07:52 -04:00
removed obsolete memory configuration generics in processor entity
This commit is contained in:
parent
d26e5d4eeb
commit
b33ecde17d
1 changed files with 4 additions and 8 deletions
12
README.md
12
README.md
|
@ -452,19 +452,15 @@ entity neorv32_top is
|
|||
-- Physical Memory Protection (PMP) --
|
||||
PMP_USE : boolean := false; -- implement PMP?
|
||||
PMP_NUM_REGIONS : natural := 4; -- number of regions (max 8)
|
||||
PMP_GRANULARITY : natural := 14; -- minimal region granularity (1=8B, 2=16B, 3=32B, ...) default is 64k
|
||||
-- Memory configuration: Instruction memory --
|
||||
MEM_ISPACE_BASE : std_ulogic_vector(31 downto 0) := x"00000000"; -- base address of instruction memory space
|
||||
MEM_ISPACE_SIZE : natural := 16*1024; -- total size of instruction memory space in byte
|
||||
PMP_GRANULARITY : natural := 14; -- minimal region granularity (1=8B, 2=16B, 3=32B, ...) default is 64kB
|
||||
-- Internal Instruction memory --
|
||||
MEM_INT_IMEM_USE : boolean := true; -- implement processor-internal instruction memory
|
||||
MEM_INT_IMEM_SIZE : natural := 16*1024; -- size of processor-internal instruction memory in bytes
|
||||
MEM_INT_IMEM_ROM : boolean := false; -- implement processor-internal instruction memory as ROM
|
||||
-- Memory configuration: Data memory --
|
||||
MEM_DSPACE_BASE : std_ulogic_vector(31 downto 0) := x"80000000"; -- base address of data memory space
|
||||
MEM_DSPACE_SIZE : natural := 8*1024; -- total size of data memory space in byte
|
||||
-- Internal Data memory --
|
||||
MEM_INT_DMEM_USE : boolean := true; -- implement processor-internal data memory
|
||||
MEM_INT_DMEM_SIZE : natural := 8*1024; -- size of processor-internal data memory in bytes
|
||||
-- Memory configuration: External memory interface --
|
||||
-- External memory interface --
|
||||
MEM_EXT_USE : boolean := false; -- implement external memory bus interface?
|
||||
MEM_EXT_REG_STAGES : natural := 2; -- number of interface register stages (0,1,2)
|
||||
MEM_EXT_TIMEOUT : natural := 15; -- cycles after which a valid bus access will timeout
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue