mirror of
https://github.com/stnolting/neorv32.git
synced 2025-04-24 06:07:52 -04:00
parent
3242cd107a
commit
e15ea70e8c
1 changed files with 6 additions and 5 deletions
|
@ -74,10 +74,6 @@ library neorv32;
|
|||
use neorv32.neorv32_package.all;
|
||||
|
||||
entity neorv32_litex_core_complex is
|
||||
generic (
|
||||
CONFIG : natural; -- configuration select (0=minimal, 1=lite, 2=standard, 3=full)
|
||||
DEBUG : boolean -- enable on-chip debugger, valid for all configurations
|
||||
);
|
||||
port (
|
||||
-- Global control --
|
||||
clk_i : in std_ulogic; -- global clock, rising edge
|
||||
|
@ -108,7 +104,12 @@ end neorv32_litex_core_complex;
|
|||
|
||||
architecture neorv32_litex_core_complex_rtl of neorv32_litex_core_complex is
|
||||
|
||||
-- global configuration --
|
||||
-- configuration select ----------------------------------------------------------------------------
|
||||
constant CONFIG : natural := 0; -- configuration select (0=minimal, 1=lite, 2=standard, 3=full)
|
||||
constant DEBUG : boolean := false; -- enable on-chip debugger, valid for all configurations
|
||||
-- -------------------------------------------------------------------------------------------------
|
||||
|
||||
-- advance configuration --
|
||||
constant num_configs_c : natural := 4; -- number of pre-defined configurations
|
||||
constant wb_timeout_c : natural := 4096; -- external bus interface timeout cycles
|
||||
constant big_endian_c : boolean := false; -- external bus interface endianness; default is little-endian
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue