mirror of
https://github.com/stnolting/neorv32.git
synced 2025-04-24 06:07:52 -04:00
Add link to https://linty-services.com (#1062)
This commit is contained in:
commit
f846ec71e1
1 changed files with 11 additions and 11 deletions
22
README.md
22
README.md
|
@ -70,17 +70,17 @@ not working as expected. See how to [contribute](https://github.com/stnolting/ne
|
|||
[](https://github.com/stnolting/neorv32/releases)
|
||||
[](https://github.com/stnolting/neorv32/activity)
|
||||
|
||||
| Task / Subproject | Repository | CI Status |
|
||||
|:------------------|:-----------|:----------|
|
||||
| Code quality (linty) | [neorv32](https://github.com/stnolting/neorv32) | [](https://oss.linty-services.com/dashboard?id=neorv32) |
|
||||
| GitHub pages (docs) | [neorv32](https://github.com/stnolting/neorv32) | [](https://stnolting.github.io/neorv32) |
|
||||
| Build documentation | [neorv32](https://github.com/stnolting/neorv32) | [](https://github.com/stnolting/neorv32/actions?query=workflow%3ADocumentation) |
|
||||
| Processor verification | [neorv32](https://github.com/stnolting/neorv32) | [](https://github.com/stnolting/neorv32/actions?query=workflow%3AProcessor) |
|
||||
| RISCOF core verification | [neorv32-riscof](https://github.com/stnolting/neorv32-riscof) | [](https://github.com/stnolting/neorv32-riscof/actions/workflows/main.yml) |
|
||||
| FPGA implementations | [neorv32-setups](https://github.com/stnolting/neorv32-setups) | [](https://github.com/stnolting/neorv32-setups/actions?query=workflow%3AImplementation) |
|
||||
| All-Verilog version | [neorv32-verilog](https://github.com/stnolting/neorv32-verilog) | [](https://github.com/stnolting/neorv32-verilog/actions/workflows/main.yml) |
|
||||
| FreeRTOS port | [neorv32-freertos](https://github.com/stnolting/neorv32-freertos) | [](https://github.com/stnolting/neorv32-freertos/actions/workflows/main.yml) |
|
||||
| Prebuilt GCC toolchains | [riscv-gcc-prebuilt](https://github.com/stnolting/riscv-gcc-prebuilt) | [](https://github.com/stnolting/riscv-gcc-prebuilt/actions/workflows/main.yml) |
|
||||
| Task / Subproject | Repository | CI Status |
|
||||
|:---------------------------------------------------|:-----------|:----------|
|
||||
| Code quality ([Linty](https://linty-services.com)) | [neorv32](https://github.com/stnolting/neorv32) | [](https://oss.linty-services.com/dashboard?id=neorv32) |
|
||||
| GitHub pages (docs) | [neorv32](https://github.com/stnolting/neorv32) | [](https://stnolting.github.io/neorv32) |
|
||||
| Build documentation | [neorv32](https://github.com/stnolting/neorv32) | [](https://github.com/stnolting/neorv32/actions?query=workflow%3ADocumentation) |
|
||||
| Processor verification | [neorv32](https://github.com/stnolting/neorv32) | [](https://github.com/stnolting/neorv32/actions?query=workflow%3AProcessor) |
|
||||
| RISCOF core verification | [neorv32-riscof](https://github.com/stnolting/neorv32-riscof) | [](https://github.com/stnolting/neorv32-riscof/actions/workflows/main.yml) |
|
||||
| FPGA implementations | [neorv32-setups](https://github.com/stnolting/neorv32-setups) | [](https://github.com/stnolting/neorv32-setups/actions?query=workflow%3AImplementation) |
|
||||
| All-Verilog version | [neorv32-verilog](https://github.com/stnolting/neorv32-verilog) | [](https://github.com/stnolting/neorv32-verilog/actions/workflows/main.yml) |
|
||||
| FreeRTOS port | [neorv32-freertos](https://github.com/stnolting/neorv32-freertos) | [](https://github.com/stnolting/neorv32-freertos/actions/workflows/main.yml) |
|
||||
| Prebuilt GCC toolchains | [riscv-gcc-prebuilt](https://github.com/stnolting/riscv-gcc-prebuilt) | [](https://github.com/stnolting/riscv-gcc-prebuilt/actions/workflows/main.yml) |
|
||||
|
||||
The processor passes the official RISC-V architecture tests to ensure compatibility with the RISC-V ISA specs., which is checked by the
|
||||
[neorv32-riscof](https://github.com/stnolting/neorv32-riscof) repository. It can successfully run _any_ C program
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue