Commit graph

55 commits

Author SHA1 Message Date
Gwenhael Goavec-Merou
d90030b955 xilinx PLL: allows to specify PLL output frequency (16 or 32 MHz) 2019-11-10 21:44:50 +01:00
Olof Kindgren
e059b7cf09 Add timeout argument 2019-08-25 22:52:34 +02:00
Olof Kindgren
65eb89323a Replace wb_ram with servant_ram 2019-08-25 22:51:50 +02:00
Olof Kindgren
4b371c533f Add nexys a7 support 2019-06-24 13:18:34 +02:00
Olof Kindgren
cf7e516526 Refactor to separate serv and servant 2019-06-24 13:18:34 +02:00