mirror of
https://github.com/olofk/serv.git
synced 2025-04-20 20:07:20 -04:00
376dcd701d
Expose the width (or W internally) parameter to set the SERV datapath width. Note: Only width=1 is function at this time.
37 lines
681 B
Verilog
37 lines
681 B
Verilog
`default_nettype none
|
|
module servant_tb;
|
|
|
|
parameter memfile = "hello_uart.hex";
|
|
parameter memsize = 8192;
|
|
parameter width = 1;
|
|
parameter with_csr = 1;
|
|
|
|
localparam baud_rate =
|
|
(width == 4) ? 57600*3 :
|
|
57600;
|
|
|
|
reg wb_clk = 1'b0;
|
|
reg wb_rst = 1'b1;
|
|
|
|
wire q;
|
|
|
|
always #31 wb_clk <= !wb_clk;
|
|
initial #62 wb_rst <= 1'b0;
|
|
|
|
vlog_tb_utils vtu();
|
|
|
|
uart_decoder #(baud_rate) uart_decoder (q);
|
|
|
|
servant_sim
|
|
#(.memfile (memfile),
|
|
.memsize (memsize),
|
|
.width (width),
|
|
.with_csr (with_csr))
|
|
dut
|
|
(.wb_clk (wb_clk),
|
|
.wb_rst (wb_rst),
|
|
.pc_adr (),
|
|
.pc_vld (),
|
|
.q (q));
|
|
|
|
endmodule
|