mirror of
https://github.com/olofk/serv.git
synced 2025-04-24 22:07:20 -04:00
.. | ||
bench | ||
rtl/verilog | ||
README.md | ||
wb_ram.core |
wb_ram
wb_ram is a generic memory that is intended to map against on-chip RAM or registers. It is currently hard coded to use 32 bits and has a Wishbone B3 interface for burst accesses
Parameters
Name | Description | Default value |
---|---|---|
dw | Wishbone data width | 32 (only supported value) |
depth | Memory size in bytes | 256 |
aw | Address width | clog2(depth) |
Test bench
wb_ram comes with a self-checking test bench that uses the wb_bfm_transactor
from wb_bfm.
TODO
- Make width configurable
- Add technology-specific backends
- Only allow wrap bursts less than memory size