| .. |
|
serv_aligner.v
|
Compressed Extension for SERV
|
2022-06-01 13:38:24 +02:00 |
|
serv_alu.v
|
Rewrite logic expression of alu bool operations
|
2021-05-15 23:07:55 +02:00 |
|
serv_bufreg.v
|
Simplify optional MDU logic
|
2021-10-03 23:28:45 +02:00 |
|
serv_bufreg2.v
|
Move dbus_dat/rs2/shamt storage to bufreg2
|
2022-01-02 22:10:33 +01:00 |
|
serv_compdec.v
|
Compressed Extension for SERV
|
2022-06-01 13:38:24 +02:00 |
|
serv_csr.v
|
Add reset for mie_mtie
|
2022-02-09 18:15:08 +01:00 |
|
serv_ctrl.v
|
Expose with_csr in servant
|
2022-07-26 00:28:53 +02:00 |
|
serv_decode.v
|
Compressed Extension for SERV
|
2022-06-01 13:38:24 +02:00 |
|
serv_immdec.v
|
updated vars declaration for modelsim (#63)
|
2021-10-03 23:15:54 +02:00 |
|
serv_mem_if.v
|
Move dbus_dat/rs2/shamt storage to bufreg2
|
2022-01-02 22:10:33 +01:00 |
|
serv_rf_if.v
|
Expose with_csr in servant
|
2022-07-26 00:28:53 +02:00 |
|
serv_rf_ram.v
|
Always return 0 from reads to reg x0 in serv_rf_ram
|
2021-08-27 13:10:06 +02:00 |
|
serv_rf_ram_if.v
|
Remove unused wgo register
|
2021-04-08 15:36:11 +02:00 |
|
serv_rf_top.v
|
Update reamde, comments and paramters
|
2022-06-13 10:38:11 +00:00 |
|
serv_state.v
|
privilege tests fixed for rv32i
|
2022-07-26 00:28:53 +02:00 |
|
serv_synth_wrapper.v
|
Added openlane target and params.tcl with suitable openlane parameters for SERV
|
2021-08-30 22:13:42 +02:00 |
|
serv_top.v
|
Expose with_csr in servant
|
2022-07-26 00:28:53 +02:00 |
