fixed synthesis warning

This commit is contained in:
Blaise Tine 2024-08-12 05:24:46 -07:00
parent ed66ee2806
commit 9053919e92

View file

@ -451,7 +451,7 @@ module VX_rr_arbiter #(
end else if (MODEL == 2) begin
reg [LOG_NUM_REQS-1:0] grant_table [NUM_REQS-1:0];
reg [NUM_REQS-1:0][LOG_NUM_REQS-1:0] grant_table;
reg [LOG_NUM_REQS-1:0] state;
for (genvar i = 0; i < NUM_REQS; ++i) begin