Jaewon Lee
|
e91eb4aed4
|
merge from master branch
|
2024-09-12 10:32:02 -04:00 |
|
Blaise Tine
|
2bc8a881b6
|
fixed trace log formatting
|
2024-07-30 12:05:36 -07:00 |
|
Jaewon Lee
|
c13e02b19f
|
Change STARTUP_ADDR from 0x40000000 to 0x80000000(32b) and 0x180000000(64b)
|
2024-06-30 03:10:36 -04:00 |
|
Jaewon Lee
|
ccbb2243cc
|
fixed compile error
|
2024-06-30 00:54:22 -04:00 |
|
Jaewon Lee
|
3caeeeea13
|
satp_ is not set, then we skip VAT
|
2024-06-30 00:35:26 -04:00 |
|
Jaewon Lee
|
d531fa6b26
|
64bit support
|
2024-06-29 17:43:20 -04:00 |
|
Jaewon Lee
|
02091f3d44
|
Merge Vortex 2.2
|
2024-06-22 23:55:01 -04:00 |
|
Jaewon Lee
|
862997fc94
|
Virtual Memory Support
|
2024-06-19 01:52:22 -04:00 |
|
Jaewon Lee
|
cfcece940e
|
Merge Austin's code (Preliminary)
|
2024-06-19 01:36:26 -04:00 |
|
Hanran Wu
|
2b426693f5
|
expand MemoryUnit class defs and add some tlb-related functions
|
2024-06-19 01:09:56 -04:00 |
|
Blaise Tine
|
aea1d2c8eb
|
minor updates to the build system
|
2024-04-30 16:27:20 -07:00 |
|
Blaise Tine
|
db0f0fd353
|
runtime API refactoring to support memory reservation and protection
|
2024-04-28 04:23:00 -07:00 |
|
Blaise Tine
|
840ced22a9
|
simx refactoring - emulation vs simulation discrete separation
|
2024-03-12 00:23:42 -07:00 |
|
Blaise Tine
|
d47cccc157
|
Vortex 2.0 changes:
+ Microarchitecture optimizations
+ 64-bit support
+ Xilinx FPGA support
+ LLVM-16 support
+ Refactoring and quality control fixes
|
2023-10-19 20:51:22 -07:00 |
|
Blaise Tine
|
5fbace9fa0
|
fixed several bugs and refactor memory access
|
2022-02-04 17:50:19 -05:00 |
|
Blaise Tine
|
cf2a0a5f39
|
code refactoring
|
2022-02-04 00:07:24 -05:00 |
|
Blaise Tine
|
27a65fdee7
|
driver refactoring
|
2021-11-14 09:05:15 -05:00 |
|
Blaise Tine
|
54bddeee9c
|
simulation framework refactoring
|
2021-10-09 10:20:42 -04:00 |
|