vortex/hw/syn/quartus/project.sdc
2021-09-05 23:05:21 -07:00

4 lines
No EOL
124 B
Tcl

create_clock -name {clk} -period "250 MHz" [get_ports {clk}]
derive_pll_clocks -create_base_clocks
derive_clock_uncertainty