github-mirrors/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-04-23 13:37:06 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Commit graph

  • 4dd2997ad5 wip Dolu1990 2018-04-09 09:12:30 +02:00
  • e00c0750eb wip Dolu1990 2018-04-03 18:37:05 +02:00
  • d9f2e03753 statuc prediction is fully funcitonnal Dolu1990 2018-04-02 17:43:58 +02:00
  • 76ca852478 Static prediction is fully functionnal Dolu1990 2018-04-02 17:43:06 +02:00
  • bd4d1eeb01 Update briey soc diagram Dolu1990 2018-03-24 13:49:50 +01:00
  • 0919308a8f IBusSimplePlugin add relaxedPcCalculation Dolu1990 2018-03-23 22:49:32 +01:00
  • c48c7170e8 Added many pipelining option into IBusSimplePlugin Dolu1990 2018-03-23 19:07:03 +01:00
  • 925f6ae811
         Update README.md Dolu1990 2018-03-22 15:25:40 +01:00
  • cd4ffc2f3f
         Update README.md Dolu1990 2018-03-22 15:24:56 +01:00
  • 7da85303dd
         Update README.md Dolu1990 2018-03-22 14:40:08 +01:00
  • 351ad10925 RVC Add dhrystone regressions (PASS) Dolu1990 2018-03-21 23:36:57 +01:00
  • 0c7c2a1fba IBusPlugin add support of bus error when using compressed instruction Dolu1990 2018-03-21 22:34:54 +01:00
  • 31a464ffdc VexRiscv now pass Riscv-test compressed stuff Dolu1990 2018-03-21 20:50:07 +01:00
  • af638e7bde RV32IC is passing some of the compressed Riscv-test tests Dolu1990 2018-03-21 20:30:09 +01:00
  • f872d599e2 Add decodePcGen Dolu1990 2018-03-20 18:34:36 +01:00
  • 1fb138de1f IBusSimplePlugin fully functional Need to restore branch prediction Dolu1990 2018-03-20 00:01:28 +01:00
  • ac74fb9ce8 iBusSimplePlugin done, DebugPlugin need minor rework Dolu1990 2018-03-18 13:21:21 +01:00
  • 64022557bf Add synthesis attribut to the PcManagerSimplePlugin to optimize the pc calculation for vhdl Dolu1990 2018-03-15 18:56:25 +01:00
  • 63c1b738ff Add synthesis attribut to the PcManagerSimplePlugin to optimize the pc calculation inferation timings Dolu1990 2018-03-14 00:56:23 +01:00
  • d9b7426cde undo InOutWrapper from Murax Dolu1990 2018-03-14 00:47:23 +01:00
  • 2f8f4d5444 SpinalHDL 1.1.5 Dolu1990 2018-03-13 15:45:56 +01:00
  • 7ea3e24183 update readme perf Dolu1990 2018-03-10 18:37:38 +01:00
  • 91031f8d75 DivPlugin is now based MulDivIterativePlugin (Smaller) Dolu1990 2018-03-10 13:31:35 +01:00
  • f133e69fed fix readme toc Dolu1990 2018-03-10 13:04:48 +01:00
  • 578e54376a Add MulDivIterativePlugin in readme Dolu1990 2018-03-10 12:57:42 +01:00
  • e437a1d44e Add division support in the MulDivInterativePlugin Dolu1990 2018-03-09 22:41:47 +01:00
  • 36438bd306 iterative mul improvments Dolu1990 2018-03-09 20:00:50 +01:00
  • 674ab2c594 experimental iterative mul/div combo Dolu1990 2018-03-09 19:07:26 +01:00
  • 5228a53293 MuraxSim improve simulation Speed Dolu1990 2018-03-06 12:20:39 +01:00
  • 9b2cd7b234 MuraxSim add switch Dolu1990 2018-03-06 12:17:15 +01:00
  • 53970dd284 SpinalHDL 1.1.4 Now the CsrPlugin is waiting that the memory/writeback stages are empty before reading/writing things Dolu1990 2018-03-05 14:34:56 +01:00
  • b159ccf8ed
         Update README.md Dolu1990 2018-02-27 22:43:53 +01:00
  • ccad64def5 Pipeline CSR isWrite Dolu1990 2018-02-26 10:19:33 +01:00
  • 2b6185b063 Decoding logic : Add primes duplication removal Dolu1990 2018-02-25 08:57:28 +01:00
  • 2b6f43cef8 Fix Murax memory mapping range Dolu1990 2018-02-23 19:16:31 +01:00
  • 5260ad5c35 Decoding lib cleaning Dolu1990 2018-02-20 12:19:38 +01:00
  • 137b1ee32c Briey testbench, fix io_coreInterrupt to zero to avoid external interrupt set by random boots values Dolu1990 2018-02-22 22:36:13 +01:00
  • d957934949 Fix ICache exception priority over miss reload Dolu1990 2018-02-19 22:44:46 +01:00
  • 0270ee26fa Merge remote-tracking branch 'origin/reworkInstructionCache' Dolu1990 2018-02-18 23:52:02 +01:00
  • 8ac4d72623 Update readme reworkInstructionCache Dolu1990 2018-02-18 23:48:20 +01:00
  • d0e963559a Update readme with the new ICache implementation Dolu1990 2018-02-18 23:48:11 +01:00
  • 93110d3b95 Add jump priority managment in PcPlugins Dolu1990 2018-02-16 14:27:20 +01:00
  • 506e0e3f60 New faster/smaller/multi way instruction cache design. Single or dual stage Dolu1990 2018-02-16 02:21:08 +01:00
  • 3853e0313b SynthesisBench cleaning/experiments Dolu1990 2018-02-11 14:53:42 +01:00
  • 2a336c2812 update readme Dolu1990 2018-02-09 00:56:14 +01:00
  • 0e6ae682b1 Add architecture section describing plugins in the readme Dolu1990 2018-02-09 00:44:27 +01:00
  • 57ebfee2e6 Add more axi bridges Dolu1990 2018-02-08 21:39:22 +01:00
  • fc5d89ad03
         Update README.md Dolu1990 2018-02-08 01:07:51 +01:00
  • 967a0c4caf
         Update README.md Dolu1990 2018-02-08 01:01:14 +01:00
  • b1bd758fd2
         Update README.md Dolu1990 2018-02-08 01:01:01 +01:00
  • 3ee111e100 Update readme (gcc stuff) Dolu1990 2018-02-05 16:34:10 +01:00
  • d4b05ea365 Remap Briey/Murax onChipRam to 0x80000000 to avoid having memory at the null pointer location Commit missing file Update dhrystone hex to use GP. 1.44 DMIPS/Mhz Dolu1990 2018-02-05 16:16:27 +01:00
  • 4729e46763 Add DummyFencePlugin Dolu1990 2018-02-03 12:28:53 +01:00
  • 0bc3a1a314
         Update README.md Dolu1990 2018-02-02 17:18:47 +01:00
  • 3d97c1f2f2
         Update README.md Dolu1990 2018-02-02 14:47:07 +01:00
  • f13dba847c Add custom csr gpio example Dolu1990 2018-02-02 11:14:55 +01:00
  • b7d8ed8a81 Add onWrite/onRead/isWriting/isReading on the CsrPlugin Dolu1990 2018-02-01 21:28:28 +01:00
  • 4ee2482cbf Fix custom_csr regression against random ibus stall Dolu1990 2018-01-31 18:33:21 +01:00
  • d2e5755df4 revert removed code by mistake Dolu1990 2018-01-31 18:29:30 +01:00
  • 30b05eaf96 Add CsrInterface to allow custom CSR addition Add CustomCsrDemoPlugin as a show case Dolu1990 2018-01-31 18:13:42 +01:00
  • 42e677ec0d 1.40 DMIPS/Mhz update Dolu1990 2018-01-29 15:24:14 +01:00
  • bdbf6ecf17 BranchPrediction DYNAMIC_TARGET add source PC tag to only consume entries on branch instructions Dolu1990 2018-01-29 14:52:31 +01:00
  • 0d318ab6b9 Add DYNAMIC_TARGET branch prediction (1.41 DMIPS/Mhz) Add longer timeouts in the regressions tests Dolu1990 2018-01-29 13:17:11 +01:00
  • 307c0b6bfa Now mret and ebreak are only allowed in CSR machine mode Dolu1990 2018-01-28 16:34:47 +01:00
  • 93da5d29bc Fix dhrystone referance log Dolu1990 2018-01-28 16:32:58 +01:00
  • 3f9c8edc4c
         Update README.md Dolu1990 2018-01-28 13:04:59 +01:00
  • a98a0f72a6 Update GCC information, update Murax performances Dolu1990 2018-01-27 22:02:23 +01:00
  • 26732942e5 Update DMIPS/Mhz Add cached config with maximal performance settings FullBarrielShifterPlugin can now be configured to do everything in the execute stage Dolu1990 2018-01-25 01:11:57 +01:00
  • b3564e1b7e Fix Murax script flow (without rom file) Dolu1990 2018-01-21 15:39:10 +01:00
  • 3b3bbd48b9 SpinalHDL 1.1.3 => Now Verilog rom are emited into separated bin files Dolu1990 2018-01-20 18:29:33 +01:00
  • f5d5b91f7a More info about eclipse debugging Dolu1990 2018-01-09 19:58:57 +01:00
  • 6a521a8d13 Better MuraxSim gui Add MuraxSim in the readme Dolu1990 2018-01-09 08:59:17 +01:00
  • 9a89573942 SpinalHDL 1.1.2 Add Murax setup with Mul Div Barriel Dolu1990 2018-01-06 22:09:42 +01:00
  • 43d3ffd685 CsrPlugin : Now wait that the whole pipeline (including writeback) is empty before executing interruptions. This make the separation between context switching clear and avoid on atomic instructions failure Dolu1990 2018-01-04 17:37:23 +01:00
  • 2b7465e5df Add more atomic tests (PASS) Dolu1990 2018-01-04 16:16:22 +01:00
  • 611f2f487f Fix DataCache atomic integration into DBusCachedPlugin Atomic is passing basic tests Dolu1990 2018-01-04 15:24:00 +01:00
  • 4637e6cb48 Fix DecodingSimplePlugin model building when reinvocation is done one a preexisting opcode. add Atomic test flow Dolu1990 2018-01-04 14:43:30 +01:00
  • 468dd3841e Add Atomic LR SC support to the DBusCachedPlugin via reservation entries buffer Dolu1990 2018-01-04 13:16:40 +01:00
  • 4ed19f2cc5 SpinalHDL 1.1.1 Dolu1990 2017-12-30 03:36:57 +01:00
  • c3d950fb13 Clean script folder Dolu1990 2017-12-29 13:18:14 +01:00
  • 0d39e38906 SpinalHDL 1.1.0 Dolu1990 2017-12-28 13:49:20 +01:00
  • a4db278655
         Merge pull request #10 from Wallbraker/olimex Dolu1990 2017-12-27 22:31:33 +01:00
  • 617a2948d0 Port to iCE40HX8K-EVB Jakob Bornecrantz 2017-12-27 21:21:55 +00:00
  • 1b2476f217 Update to sbt 0.13.16 Dolu1990 2017-12-24 18:20:02 +01:00
  • 3a913f0789 SpinalHDL 1.0.5 Dolu1990 2017-12-22 23:18:34 +01:00
  • 3c0588eb4b remove MuraxSim fixed path Dolu1990 2017-12-19 22:33:46 +01:00
  • 7f2b2181c1 SpinalHDL 1.0.3 Dolu1990 2017-12-19 21:21:16 +01:00
  • 37849b7a66 Spinal 1.0.2 sim update Dolu1990 2017-12-19 00:40:52 +01:00
  • 15463a6276 spinalhdl 1.0.1 Dolu1990 2017-12-17 19:36:18 +01:00
  • f5a1793ef5 Merge remote-tracking branch 'origin/sim' Dolu1990 2017-12-17 17:57:51 +01:00
  • ebda7526b5 MuraxSim 1.0.0 sim Dolu1990 2017-12-17 17:57:09 +01:00
  • dda5372a6c Fix typo Dolu1990 2017-12-14 01:05:06 +01:00
  • d6e0761065 Fix led gui refresh rate Dolu1990 2017-12-14 01:04:31 +01:00
  • 2259c9cb0f Add SpinalHDL sim (1.0.0) Dolu1990 2017-12-14 00:57:12 +01:00
  • 5a8c131eb5
         Update README.md Dolu1990 2017-12-13 13:24:43 +01:00
  • 5c8251d6a7
         Update README.md Dolu1990 2017-12-13 13:23:55 +01:00
  • 04ca72df66
         Update README.md Dolu1990 2017-12-05 16:29:26 +01:00
  • f10dabd253 SpinalHDL 0.11.5 update Dolu1990 2017-12-05 15:58:05 +01:00
  • 5402ba2917 Merge f1a50c6e0d into e1b86ea511 Dustin Richmond 2017-12-04 22:36:20 +00:00
  • e1b86ea511 SpinalHDL 0.11.4 update Dolu1990 2017-12-01 11:19:23 +01:00