cva6/verif/sim/cov-exclude-mod.lst
Jalali e4a8ffb1f6
Some checks are pending
bender-up-to-date / bender-up-to-date (push) Waiting to run
ci / build-riscv-tests (push) Waiting to run
ci / execute-riscv64-tests (push) Blocked by required conditions
ci / execute-riscv32-tests (push) Blocked by required conditions
Code coverage : exclude second instanciation (#2925)
of instr_scan and cva6_fifo_v3

Signed-off-by: Ayoub Jalali <ayoub.jalali@external.thalesgroup.com>
2025-04-14 14:30:24 +02:00

19 lines
840 B
Text

// Copyright 2021 Thales DIS design services SAS
//
// Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
// You may obtain a copy of the License at https://solderpad.org/licenses/
//
// Original Author: Zineb EL KACIMI (zineb.el-kacimi@external.thalesgroup.com)
+moduletree cva6_pipeline
-tree *.instr_tracer_i
-tree *.tracer_if
-tree *.i_cva6_rvfi_probes
-tree *.i_frontend.i_instr_queue.i_unread_*
-tree *.ex_stage_i.lsu_i.i_pmp_data_if*
-tree *.issue_stage_i.i_issue_read_operands.gen_sel_clobbers[*].i_sel_gpr_clobbers
-tree *.i_frontend.gen_instr_scan[1].i_instr_scan*
-tree *.i_frontend.i_instr_queue.gen_instr_fifo[1].i_fifo_instr_data*
-tree *.i_frontend.i_instr_queue.i_fifo_address*