.. |
cache_subsystem
|
wb: Check cacheable region length (#784)
|
2022-01-08 08:29:30 +01:00 |
cvxif_example
|
cvxif: Flist modifications for core-v-verif and synthesis (#781)
|
2021-12-29 14:58:54 +01:00 |
example_tb
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
fpu@79f75e0a0f
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
frontend
|
Fix branch prediction for compressed instruction with unaligned addresses (#756)
|
2021-10-10 11:09:45 +02:00 |
include
|
ariane_pkg: Prevent overflow during range_check
|
2022-02-11 10:50:36 +01:00 |
mmu_sv32
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
mmu_sv39
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
pmp
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
alu.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
amo_buffer.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
ariane.sv
|
Add cv-x-interface (#780)
|
2021-12-22 12:31:56 +01:00 |
ariane_regfile.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
ariane_regfile_ff.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
axi_adapter.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
axi_shim.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
branch_unit.sv
|
Fix update of the BHT on correct not taken prediction (#754)
|
2021-10-10 11:06:23 +02:00 |
commit_stage.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
compressed_decoder.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
controller.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
csr_buffer.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
csr_regfile.sv
|
csr: Fix wrong activation in vectored mode (#792)
|
2022-01-28 15:39:18 +01:00 |
cva6.sv
|
Add cv-x-interface (#780)
|
2021-12-22 12:31:56 +01:00 |
cvxif_fu.sv
|
Add cv-x-interface (#780)
|
2021-12-22 12:31:56 +01:00 |
decoder.sv
|
decoder.sv: Remove unnecessary assignment (#788)
|
2022-01-14 15:00:17 +01:00 |
dromajo_ram.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
ex_stage.sv
|
Add cv-x-interface (#780)
|
2021-12-22 12:31:56 +01:00 |
Flist.cv32a6_imac_sv0
|
Update flists to match commit#791 (#795)
|
2022-01-19 09:50:59 +01:00 |
Flist.cv32a6_imac_sv32
|
Update flists to match commit#791 (#795)
|
2022-01-19 09:50:59 +01:00 |
Flist.cv32a6_imafc_sv32
|
Update flists to match commit#791 (#795)
|
2022-01-19 09:50:59 +01:00 |
Flist.cv64a6_imafdc_sv39
|
Update flists to match commit#791 (#795)
|
2022-01-19 09:50:59 +01:00 |
Flist.cv64a6_imafdc_sv39_gate
|
Flist.cv64a6_imafdc_sv39_gate and update LIB_VERILOG path (#804)
|
2022-01-27 11:43:03 +01:00 |
fpu_wrap.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
id_stage.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
instr_realign.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
issue_read_operands.sv
|
Add cv-x-interface (#780)
|
2021-12-22 12:31:56 +01:00 |
issue_stage.sv
|
Add cv-x-interface (#780)
|
2021-12-22 12:31:56 +01:00 |
load_store_unit.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
load_unit.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
mult.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
multiplier.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
perf_counters.sv
|
Fix per counters for second commit port (#751)
|
2021-10-09 10:19:29 +02:00 |
re_name.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
scoreboard.sv
|
Fixed issue counter in order to leverage the full scoreboad length (#802)
|
2022-01-24 19:48:17 +01:00 |
serdiv.sv
|
Fix erroneous division (fixes #421) (#796)
|
2022-01-22 08:48:57 +01:00 |
store_buffer.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
store_unit.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |