.. |
cache_subsystem
|
Config cache fpga (#1000)
|
2022-11-25 13:56:15 +01:00 |
cvxif_example
|
cvxif: Flist modifications for core-v-verif and synthesis (#781)
|
2021-12-29 14:58:54 +01:00 |
example_tb/verilator_results
|
Remove verilator_work files (#975)
|
2022-10-13 08:02:01 +02:00 |
frontend
|
Move ariane_cfg_t definition from ariane_pkg to in cva6_config_pkg (#1056)
|
2023-02-13 23:49:27 +01:00 |
include
|
Add mem_paddr information in RVFI (#1078)
|
2023-02-28 12:26:33 +01:00 |
mmu_sv32
|
Bump CVA6 for OpenPiton, fix mmu issues (#968)
|
2022-10-14 07:38:42 +02:00 |
mmu_sv39
|
Bump CVA6 for OpenPiton, fix mmu issues (#968)
|
2022-10-14 07:38:42 +02:00 |
pmp
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
alu.sv
|
Adding Support for Zba, Zbb, Zbc and Zbs extensions to CVA6 (#878)
|
2022-07-06 19:12:40 +02:00 |
amo_buffer.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
ariane.sv
|
Bump CVA6 for OpenPiton, fix mmu issues (#968)
|
2022-10-14 07:38:42 +02:00 |
ariane_regfile.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
ariane_regfile_ff.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
ariane_regfile_fpga.sv
|
Optimize regfile implementation for fpga target (#1038)
|
2023-01-30 07:39:09 +01:00 |
axi_shim.sv
|
cache_subsystem: Parametrise AXI interface (#982)
|
2022-10-26 11:20:19 +02:00 |
branch_unit.sv
|
Fix update of the BHT on correct not taken prediction (#754)
|
2021-10-10 11:06:23 +02:00 |
commit_stage.sv
|
Add scoreboard parameter to CVA6 configuration (#1002)
|
2022-11-30 14:52:27 +01:00 |
compressed_decoder.sv
|
compressed_decoder.sv: Fix FP word L/S decompression as per ISA spec v2.2. (#957)
|
2022-09-22 19:49:19 +02:00 |
controller.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
csr_buffer.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
csr_regfile.sv
|
fix dm package dependency (#1011)
|
2022-12-09 17:51:30 +01:00 |
cva6.sv
|
Add mem_paddr information in RVFI (#1078)
|
2023-02-28 12:26:33 +01:00 |
cvxif_fu.sv
|
cvxif_fu.sv: add register to hold illegal instruction information (#939)
|
2022-08-16 09:27:32 +02:00 |
decoder.sv
|
decoder: add missing default case for BITMANIP (#938)
|
2022-08-16 09:25:11 +02:00 |
dromajo_ram.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
ex_stage.sv
|
Add mem_paddr information in RVFI (#1078)
|
2023-02-28 12:26:33 +01:00 |
Flist.cva6
|
BHT optimized for fpga (#1039)
|
2023-02-01 16:37:44 +01:00 |
Flist.cva6_gate
|
Vendorize corev_apu submodules referenced by CVA6 core. (#1015)
|
2022-12-13 12:20:36 +01:00 |
fpu_wrap.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
id_stage.sv
|
Cvvdev/dev/formating4 (#920)
|
2022-06-28 22:15:55 +02:00 |
instr_realign.sv
|
Re-organize CVA6 and APU (#725)
|
2021-09-24 17:21:19 +02:00 |
issue_read_operands.sv
|
Optimize regfile implementation for fpga target (#1038)
|
2023-01-30 07:39:09 +01:00 |
issue_stage.sv
|
Cvvdev/dev/rvfi (#959)
|
2022-09-21 13:00:59 +02:00 |
load_store_unit.sv
|
Add mem_paddr information in RVFI (#1078)
|
2023-02-28 12:26:33 +01:00 |
load_unit.sv
|
Dev dcache 32bits (#849)
|
2022-04-11 14:54:09 +02:00 |
lsu_bypass.sv
|
Cvvdev/dev/formating4 (#920)
|
2022-06-28 22:15:55 +02:00 |
mult.sv
|
Adding Support for Zba, Zbb, Zbc and Zbs extensions to CVA6 (#878)
|
2022-07-06 19:12:40 +02:00 |
multiplier.sv
|
Removing redundant RTL from multiplier file (#937)
|
2022-08-01 11:29:49 +02:00 |
perf_counters.sv
|
perf_counters: Explicit typecast for comparison (#943)
|
2022-09-05 15:51:39 +02:00 |
re_name.sv
|
Enable CVXIF for target cv32a60X and add renaming for cvxif when using 3 operands (#925)
|
2022-06-30 11:56:35 +02:00 |
scoreboard.sv
|
Fix popcount to be able to configure CVA6 with COMMIT_PORT=1 (#1068)
|
2023-02-15 22:15:44 +01:00 |
serdiv.sv
|
Fix erroneous division (fixes #421) (#796)
|
2022-01-22 08:48:57 +01:00 |
store_buffer.sv
|
Add mem_paddr information in RVFI (#1078)
|
2023-02-28 12:26:33 +01:00 |
store_unit.sv
|
Add mem_paddr information in RVFI (#1078)
|
2023-02-28 12:26:33 +01:00 |